NXP Semiconductors P89LPC9321 UM10310 User Manual Page 129
- Page / 139
- Table of contents
- BOOKMARKS
Rated. / 5. Based on customer reviews
UM10310_1 © NXP B.V. 2008. All rights reserved.
User manual Rev. 01 — 1 December 2008 129 of 139
NXP Semiconductors
UM10310
P89LPC9321 User manual
18.19 Boot Vector register
18.20 Boot status register
Table 117. Sector Security Bytes (SECx) bit description
Bit Symbol Description
0 MOVCDISx MOVC Disable. Disables the MOVC command for sector x. Any MOVC that attempts to read a byte in a
MOVC protected sector will return invalid data. This bit can only be erased when sector x is erased.
1 SPEDISx Sector Program Erase Disable x. Disables program or erase of all or part of sector x. This bit and sector
x are erased by either a sector erase command (ISP, IAP, commercial programmer) or a 'global' erase
command (commercial programmer).
2 EDISx Erase Disable ISP. Disables the ability to perform an erase of sector x in ISP or IAP mode. When
programmed, this bit and sector x can only be erased by a 'global' erase command using a commercial
programmer. This bit and sector x CANNOT be erased in ISP or IAP modes.
3:7 - reserved
Table 118. Effects of Security Bits
EDISx SPEDISx MOVCDISx Effects on Programming
000None.
0 0 1 Security violation flag set for sector CRC calculation for the specific sector.
Security violation flag set for global CRC calculation if any MOVCDISx bit is set.
Cycle aborted. Memory contents unchanged. CRC invalid. Program/erase
commands will not result in a security violation.
0 1 x Security violation flag set for program commands or an erase page command.
Cycle aborted. Memory contents unchanged. Sector erase and global erase are
allowed.
1 x x Security violation flag set for program commands or an erase page command.
Cycle aborted. Memory contents unchanged. Global erase is allowed.
Table 119. Boot Vector (BOOTVEC) bit allocation
Bit 7 6 5 4 3 2 1 0
Symbol---BOOTV4BOOTV3BOOTV2BOOTV1BOOTV0
Factory default
value
00011111
Table 120. Boot Vector (BOOTVEC) bit description
Bit Symbol Description
0:4 BOOTV[0:4] Boot vector. If the Boot Vector is selected as the reset address, the P89LPC9321 will start execution at
an address comprised of 00h in the lower eight bits and this BOOTVEC as the upper eight bits after a
reset.
5:7 - reserved
Table 121. Boot Status (BOOTSTAT) bit allocation
Bit 7 6 5 4 3 2 1 0
Symbol DCCP CWP AWP ----BSB
Factory default
value
00000001
- P89LPC9321 User manual 1
- Contact information 2
- 1. Introduction 3
- 1.2 Pin description 5
- 1.3 Functional diagram 8
- 1.4 Block diagram 9
- NXP Semiconductors 10
- 1.6 Memory organization 20
- 2. Clocks 21
- 2.4 Clock output 22
- 3. Interrupts 25
- 4. I/O ports 28
- 4.1 Port configurations 29
- 4.4 Input-only configuration 31
- 4.7 Additional port features 32
- 5. Power monitoring functions 33
- 5.2 Power-on detection 34
- 5.3 Power reduction modes 34
- 6. Reset 37
- 6.1 Reset vector 38
- 7. Timers 0 and 1 39
- 7.1 Mode 0 40
- 7.2 Mode 1 40
- 002aae091 44
- 8.2 Changing RTCS1/RTCS0 45
- 9. Capture/Compare Unit (CCU) 47
- 9.3 Basic timer operation 48
- 9.4 Output compare 50
- 9.5 Input capture 51
- 9.6 PWM operation 52
- 9.7 Alternating output mode 53
- 9.9 HALT 54
- 9.10 PLL operation 55
- 10. UART 59
- 10.4 Mode 3 60
- 10.5 SFR space 60
- 10.8 Framing error 61
- 10.9 Break detect 61
- 10.10 More about UART Mode 0 63
- 002aaa925 64
- 10.14 Break detect 66
- 10.15 Double buffering 66
- C interface 70
- C data register 71
- C slave address register 71
- C control register 72
- C Status register 73
- C operation modes 74
- 002aaa900 85
- 12.1 Configuring the SPI 88
- 12.4 Mode change on SS 89
- 12.5 Write collision 90
- 12.6 Data mode 90
- 13. Analog comparators 94
- 13.3 Comparator input pins 96
- 13.4 Comparator interrupt 96
- 14. Keypad interrupt (KBI) 100
- 15. Watchdog timer (WDT) 101
- 002aae092 102
- 5 PRE+() 103
- 15.3 Watchdog clock source 105
- 16. Additional features 107
- 16.2 Dual Data Pointers 108
- 16.1 Software reset 108
- 17. Data EEPROM 109
- 17.1 Data EEPROM read 110
- 17.2 Data EEPROM write 110
- 17.3 Hardware reset 111
- 17.6 Data EEPROM Row Fill 111
- 18. Flash memory 112
- 18.7 Boot ROM 117
- 18.13 IAP authorization key 122
- 18.14 Flash write enable 122
- 18.16 IAP error status 123
- 18.18 User security bytes 128
- 18.19 Boot Vector register 129
- 18.20 Boot status register 129
- 19. Instruction set 131
- 20. Legal information 134
- 21. Tables 135
- 22. Figures 137
- 23. Contents 138
© 2020, manymanuals.com. All rights reserved. | 0.139 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals